Investigation of two stage magnetic amplifiers by Conrad, Peter Christopher & Drayton, Henry E., Jr.
Calhoun: The NPS Institutional Archive
Theses and Dissertations Thesis Collection
1963
Investigation of two stage magnetic amplifiers
Conrad, Peter Christopher
























Lieutenant Commander, United States Navy
and
Henry E. Drayton, Jr.
Lieutenant, United States Navy
Submitted in partial fulfillment of

















Henry E» Drayt on , Jr e
This work is accepted as fulfilling





United States Naval Postgraduate School

ABSTRACT
Two stage magnetic amplifiers are extensively
used in many applications, but several types have not
previously been mathematically analyzed. The Hybrid III
is described in detail and analyzed by the method of
finite difference equations. Experimental data confirms
the analysis for negligible source resistance of the
power supplies, but shows that the analysis is Invalid
for appreciable supply source resistance. Further
examination reveals the cause of the strong effect of
source resistance. The Hybrid IV is described in detail
and analyzed by the same method. Experimental data
fails to confirm the analysis completely, but when steps
are taken to eliminate diode unblocking, the gain is
confirmed.
The authors wish to express their appreciation
for the assistance in conception and development of
the analysis rendered by Mr. Raymond B„ Yarbrough of
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Magnetic amplifiers have been in use for many
years, and have become more in demand recently for
military and space applications where a high degree of
reliability and relative insensitivlty to environmental
conditions are de sired c Although many analyses of
specific magnetic amplifier circuits have been made in
recent years , there are still several classes of circuits
which are being designed and built only on the basis of
laboratory experiment and personal experience In parti=
cular, Lynn, Pula, Ringleman and Timmel (1) state that
the transfer function of the type of circuit known as
Hybrids "have not been very thoroughly investigated,
other than experimentally «," In particular, they state
that if the Hybrid III circuit did not have the advantages
of high gain and fast response, it would probably not be
considered practical 9 because of analytical problems
associated with the interstage circuit which couples
the first stage gate and second stage signal windings,,
Johannessen (2) has provided a method of analysis of
magnetic amplifiers by the use of difference equations.
It is the purpose of this paper to apply this method to
the Hybrid III and IV circuits, in the hope that a
successful analysis will lead to future design of these
circuits by analytical, rather than experimental, methods.

II
THE HYBRID III AMPLIFIER
A. Introduction and Description
The Hybrid III magnetic amplifier circuit is shown
in Pig. 1. This circuit is a two stage amplifier with
push-pull output o It has the advantages of high gain and
fast responses with a basic one cycle time delay. This
circuit will accept a phase reversible a c. or polarity
reversible d<»e« input 9 with a resulting polarity reversible
average d.c. output* Because of the half cycle output
of the circuit and its one cycle time delay , feedback may
be employed directly* This is not true in the single stage
amplifier of this type 9 because with only a half cycle out-
put, and a half cycle time delay s a portion of the output
fed back to the input core will arrive there during the
gating half cycle 9 when input has no effect on the average
output. With such a two stage amplifier as the Hybrid III,
the output from the second stage occurs during the reset
half cycle of the first stage , making feedback realizable.,
A brief description of the circuit's operation follows.
The diodes are so arranged that, barring diode unblocking*,
the input cores can receive gating voltage only from the
coupling loop source voltage. Therefore 9 in the absence
of input voltage 9 cores 1 and 2 will receive no reset and
remain saturated. The core sized and turns ratios are
arranged so that the current flowing in the coupling loop


















resetting of the output cores,, Therefore 9 because of
the output circuit diode arrangements, if the input core
remains unsaturated, the output core will receive no reset
,
and remain unsaturated. (Gating voltage is provided by the
output source voltage in the alternate half cycle to that
in which the input cores are gated.) In the absence of an
input voltage 9 both input cores are saturated by the voltage
source in the coupling loop. This results in currents in
both coupling loops which provide resetting mmf for the out-
put cores. The ratio of the output and coupling loop source
voltages is adjusted so that, with no input , the output cores
gate and reset during alternate half cycles, just reaching
saturation at the end of each gating half cycle. In this
condition, since cores 3 and 4 are matched, whatever small
magnetizing currents flow in the two output loops are
exactly balanced, and there is no output.
If an input voltage is applied to the circuit, it
provides reset for either core 1 or 2, but not both.
This results in incomplete reset of either core 3 or core 4,
but not both, because the current flowing in one of the
coupling loops is Insufficient for reset of the output core
during a portion of its resetting half cycle* This in
turn leads to saturation of one of the output cores during
the following half cycle, an accompanying unbalance of the
output loops, and a resulting output current.
There Is a phenomenon occurring in the output cores
of this circuit which was not realized in the early stages
4

of the analysis,, That is, because of the configuration of
the output eireuit 9 there is in the unsaturated output core
(whose reset voltage has not been effected by input voltage),
a reduction of gating voltage during the portion of the half
cycle when output current is flowing. Since the voltages
are adjusted so that with no input there is complete reset
of the output cores y this reduction in gating voltage
leads to negative saturation of this core during the next
half cyclea At first glance this situation seems to provide
no problem , since current in this half cycle is blocked by
the output diode , However , it will be shown later in the
analysis that if there is any source resistance in the
coupling loop supply voltage, this negative saturation
of an output core will result in a nonlinear positive
feedback effect 9 which in turn results in a departure from
the one cycle response time.
B. Outline of the analysis*
1» Procedure*
The procedure used in this magnetic amplifier analysis
is summarized as follows,
a. The circuit and cores were examined qualitatively
to determine the modes of operation that were of interest 9
assuming that the circuit and cores operated linearly
within each of this modes
„
b. Loop equations for each loop of the circuit, and
mode equations relating core voltage and current for each
core of the circuit were written for each mode* These
5

equations were solved separately for each mode s to obtain
the core voltages and currents of interest e
Co Applying the principle of Faraday's law that the
volt-time integral (change of flux) over a full cycle must
equal zero for any core which is cycling In a steady state 9
the volt°second equation was written for each oore<> These
equations reduced to expressions in terms of the core voltages
in individual modes that had already been solved for & and
core firing times e
d« The expression for the half cycle average value of
load current in terms of mode solutions for load current and
core firing times was found* Gore firing times were solved
for.
e. The value of core firing times in terms of circuit
parameters and output currents, plus the values of core
voltages in terms of circuit parameters and input voltage
were substituted into the previously written volt°seeond
equations* Rearrangement of these equations gave an ex°
pression for output in a given half cycle in terms of
circuit parameters and input in one or mode previous half
cycles. This expression^ the output difference equation,,
describes the operation of the circuit „ Its limits were
found from reexamination of each mode 8 and when these
were determined s the difference equation provided the
circuit's transfer characteristic • This transfer eharae<=
teristic, and the circuit 9 s time delay provide all




1, AsSIMP tlons» The circuit used in this analysis
has been shown in Pig, 1* Definitions of parameters are
given in Pig, 2, It was originally assumed that?
a. The first stage cores are identical , as are the
second stage cores. The hysteresis loop of each core
is "square" » and the unsaturated core function is as
follows:
T ni 1 i = ±ng lo + ng <* e
that is, the sum of all ampere turns applied to the core
is equal to the static magnetizing mmf plus a constant
times the voltage appearing at the gate winding „ accounting
for eddy currents. The plus and minus sign are to provide
applicability to both the gating and resetting situations.
The method for determining the constants is described in
Appendix A,
b. Before core 1 reaches saturations, its gating
current is less than the static magnetizing current of
core 3. Therefore, this current is insufficient to change
the condition of flux in core 3. Before core 2 saturates 9
its gating current Is likewise insufficient to effect
core 4,
c. The source voltages are square waves 9 in phase,
with negligible source resistance,
d. The input voltage is a constant, or varies
slowly enough with respect to the source voltages to be
considered a constant during a half cycle of source voltage,
7

Figo 2. - Nomenclature
e., e 2 » e-z, e^ = Instantaneous core voltage, output winding
e e1 , e_ = instantaneous value of supply voltages
q. = instantaneous value of control voltage
E / \ a control voltage assumed constant over
* a given half cycle
E , E a magnitude of square wave supply voltage
SI S c.
G a dynamic core conductance » equal to the
ratio between change in loop width
and core voltage
i a instantaneous current
1/ \ a average current, averaged over a
specified half cycle of supply voltage
I a magnetizing current corresponding to
the static core loop width, referred
to the output winding
K„ , K_, K_, a derived constants in difference equation
l 2 D
n-1 , n, n+1 a three consecutive half cycles of the
supply voltage
N^, NB a turns ratio of the output winding tothe control winding, of input (A) , and
output (B) cores
R^ a resistance of coupling circuit, including
windings and forward resistance of diodes
Eg a resistance of output circuit, not
including dividing or load resistance
R
s1 *^s2 = source resistance
R
c
a resistance of control circuit including
windings and source resistance
RD a dividing resistance
RL a load resistance
T a period of one half cycle of supply voltage
V, = back voltage on a diode when not conducting
8

p. , v = time 9 measured from beginning of half cycle,
^n * n ' when input core saturates
$<» » = time 9 measured from beginning of half cycle' when output core saturates
DEFINITION OP TERMS
Gating - The change of flux toward positive saturation*
Resetting - The change of flux away from positive saturation
Gating -
Half Cycle= The half cycle in which a core normally gates*
Reset-
Half Oycle=> The half cycle in which a core normally is
reset.
Firing tlme-The instant of saturation of a core*
Diode
Blocking - The diode is reverse biased.
Diode Un»
Blocking - The diode is forward biased during a half cycle
when it is normally blocked
•

e. Diode unblocking does not occur. That is s when
the source voltage is of such polarity as to oppose
current flow through a diode, it is assumed that the
combination of core voltages in the loop is insufficient
to overcome this source voltage and cause current to
flow. In situations where this is not the case, it
will be shown later 9 a special non-symmetrical source
voltage can be devised which will force the the assump<=
tion to be true.
2. Assumed Modes of Operation. A preliminary
examination of the operation of the circuit revealed
that there are four modes of operation, and that with
the assumptions made, the circuit's operation is linear
within each mode. The polarity of output voltage will
depend on that of the input voltage. With the polarity
of input voltage as shown in Fig. 1., the modes are as
follows:
Mode Io Assume that at t=0, core 1 is at some
Intermediate flux level, cores 2 and 3 are saturated,
and core 4 has just reached saturation. The source
voltages have just reversed to positive polarity as
marked. During this mode:
Core 1 is gating
Core 2 remains saturated
Core 3 remains saturated
Core 4 is resetting
10

This condition continues until core 1 saturates.
Mode II. Source voltage polarities remain as
in Mode I.
Core 1 is saturated
Core 2 is saturated
Core 3 is resetting
Core 4 is resetting
This condition continues until the source voltages
reverse polarity*
Mode III. In this mode:
Core 1 is resetting
Core 2 is saturated
Core 3 is gating
Core 4 is gating
This mode continues until core 3 saturates,.
Mode IV. In this mode:
Core 1 is resetting
Core 2 is saturated
Core 3 is saturated
Core 4 is gating
Because of the symmetry of the circuit, the operation
will be the same with the input voltage polarity reversed
,
provided that the core numbers 1 and 2 are interchanged
as are core numbers 3 and 4, in the above description.
Certain characteristics of the circuit's operation
became evident from the above. First, load current could
only flow in Mode IV. Second, with the input polarity
11

as shown, core 2 never comes out of saturation* Thus
It was assumed that core 4 would alternate between
gating for one half cycle and resetting the next 9 provide?
that the values of the source voltages and circuit re=>
sistances were appropriate. The values necessary for
this condition will be developed in the analysis It
will also be shown that under certain conditions
,
part
of this hypothesis was not valid,
%, Statement of Modal Equations. Using the
preceding section as a guide, the equations for each
mode were written as follows: (Note that source voltage
polarities are not inserted here. )
Mode Is
The following variables are zero in this modes





st e1 + Hi RA
e s1 = iR2RA " e4/NB
" e
s2 = " Vb3
»es2 = e4 - Vb4
° i
c/NA+iR =
I A + GAe 1
"WNB = "IqB + GBe4
Mode lis
The following variables are zero in this modes
e 1» e2' Vb1 s
V


















~ e4 " Vb4
^l/^B = ^oB + GB e3
iR2/NB = " I oB + GB e4
Mode III;
The following variables are zero in this mode?
iR1» 1B2* e 2 9 Vb3> Vb4






° eS2 = e3
+
^1 (RB + V ^ h h
=eS2 = e4 + iD2 (RB + RD ) + iL R^
-VNA ^oA + GA e i
lD1 = IoB + GB e 3
iD2 = I oB + GB e4
iL (2RD+RL ) + iD2 RD - iD1 R]) =
Mode IV t
The following variables are zero in this modes
e 2 , e5 , iR1 , iR2 , Vb5 , Vb4#
e
c " ^V e/NA
e S1 = e i - \i
e S1 = ~VNB - V^







+ 1])2 Ub+ Rj)) + ^
^Aa = -I A + GAe 1
iD2 = I oB + GBe4
iL (2RD + RL ) + iD2RD- iD1RD =
4, Solution of the Modal Equations; The equations
in the preceding section were solved simultaneously,
each mode separately . When this was done, and the
polarity of source voltage was inserted for each mode,
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e, / TT x = "Vsi/b RA ; IqB
1/N/RA + GB
e4(II) = e3(H)





eKiu) = / A0 + oA
e3(IH) =
ES2^ RB + RlP " I oB
^4(111) = e3(ni)







= c' A c + oA
1/VRo +GA
[2RDRB+RLRB+RLRD]
[l +GB (RB+RD )] +RD
'
= [Rd]1?S2 I IqB<*B+ RD>]
[
2Rdrb+rlVrlrd] [1+gb (W] +rd
5. Reexamination of Circuit Operation, Based on
Modal Solutions.
When e^ = 0, cores 1 and 2 must remain in saturation,
c *
In this conditions, cores 3 and 4 alternate between
the gate and reset values determined in Modes II and III,
as shown in Fig„ 3<> In order that the output voltage
be a minimum when there is no input voltage , it is
necessary that the gate and reset values of voltage on
these cores be equal in magnitude and opposite in
polarity. If this is so, the output cores reach
positive saturation at the end of one half cycle 9
negative saturation at the end of the next, and there
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When e is not equal to zero, the voltages were
assumed to have the wave forms as solved for from the
modal equations 8 and as shown in Fig. 4. However,
examination of e^ showed that this assumption must prove
false. In Mode IV, the gating voltage of core 4 has
decreased from the value previously determined for e =0
while the reset voltage has remained constant. In order
that the volt second areas remain equal for gate and
reset over the two half cycles, core 4 must saturate
negatively for some portion of Mode II. It might seem
that this would negate the modal solutions already
performed, but it was reasoned that this was not the case.
The load current is not effected since current through
core 4 is blocked during this interval by its diode.
The voltage on core 2 and the conditions in the input
loop are not effected, since core 2 is already saturated.
Therefore, the only change to the conditions originally
assumed will be that the wave form of ei will be as
shown in Fig. 5» and during the period when core 4 Is
17
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negatively saturated, all of E
s1
will appear across R^ 8
resulting in a high instantaneous current. The gating
time of core 3 ((^ ) is shown to be equal to the reset
time (T - o<) since the magnitudes have been made equal
by the adjustment of supply voltages and resistances
described in the beginning of this section This is
actually the first application of the volt second
equation to the problem.
6. Derivation of the Difference Equation. Let
Modes III and IV be the (n-1) half cycle, the following
Modes I and II be the (n) half cycle and the next
Modes III and IV be the (n+1) half cycle.
Writing the volt second equation for core 1 over
the (n-1) and (n) half cycles:
(n=l)T r(n-1)T+<*.
f, el(III) dt + I e 1(I) dt ^(n-2)i l
~/(n=1)T '
e 1(III) T + e l(I) (OC) -0
e l(III) + e(i) 2t(n) s0
The time of load current flow in the (n+1) half
cycle is controlled by the firing time of core 1 in the
(n) half cycle. So, writing the expression of the half
cycle average value of load current in the (n+1) half
cycle, the value of o£(n) was solved for:
.2T s* 2T







Next, the value of 2il ( n ) from the current equation
T
was substituted into the volt second equation,.
e l(III) + e i(l) =
Finally , the known values from the modal solutions
(with appropriate subscripts on E
c
depending on the
particular half cycle) were inserted in this equation.
The equation was then simplified, and a difference


















Next, linearization of the difference equation was
attempted. If K2 ^*C> Ec / n)/N^Rc for the maximum value





' K2 NAE K2
Maximum and minimum values were obtained as follows
The minimum value of IL / « \ is 0, and will occur when
E
c(n-1 )/NARc is e<lual "t *oA ^ any l ess Ec wiH no-t
have an effect on core 1) 8 The maximum value of
^(nfil)




+ G A + 1A -—
-
NA «c RA




To check whether the transfer characteristic can
be linearized, take a circuit?
GA
= 10
~4 NB " 10 Es2 ~ 100v °
GB =
10°5 RL s 1000X1 E sl = Eg2/NB = 10v.
:oA =
10-* RD 750 It R cI "
~ 4
= „ = 10
IoB = 10
~3 RB = 10 -a




max„/NARc s 10,9 x
10"-5
and:
K2 = 999.9 x 10~
3
thus K2^EC max 9 /NARc by two orders of magnitude 9





This results In a linearized steady state transfer
characteristic as shown in Flg 6 The I
L plotted is
the full cycle average value of iL and this is just
one half the half cycle average value of load current
which appears in the difference equation,,
HYBRID HI LINEARIZED TRANSFER CHARACTERISTIC
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7. Experimental Verification of Analysis, The
next step was to build the circuit and to attempt to
verify the difference equation and transfer characteristic
that had been obtained „ The circuit vtas set up as
shown in Pig. 1, Parameter values were as follows^
RL = 1280 -a ncA s 90T ng&
= 450T
RD = 890 SL na s 125T "gB = 1000T
RA = 15.035-& NA = 5 H = 8
RB = 20 JX ES | s 5 9 8v.
R
c
= 100 XL E
s2 s 24v °
Source resistance was measured at 1 e 435 ohms and
was taken into account by adding it to the winding
resistance of the center loop to obtain RA as shown
above. The core parameters were determined as shown in
Appendix A, and were found to be:
GA = ,0868 x
10"5 XT GB = *0763 x 1Q~
3 XX
I oA = .35 x 10™3 amps I g = 1,065 x lO^amps
Using the parameters in the previously derived
difference equation the following constants were determined
s
K, = 1.359 amps K, s .339 amps K-* = .35 x 10~3 amps
These constants resulted in a steady state gain
equation ofs EL = 5*12 E c - e 904v 9 and a
complete analytical transfer characteristic as shown
in Pig. 7. Experimental data was then taken 9 and was
also plotted on Pig. 7.
There are several things worth noting from the






(1) In general , the experimental gain agreed well
with that which was analytically determined , except
for a gradual increase in gain as the output was increased,
The reason for this will be discussed in a later section,.
(2) The Jump discontinuity, close to the origin
in believed to be due to "trlggaring 81 of the output
cores. This phenomenon is discussed in references 3 and 4.
(3) The discrepancy between experimental and
analytically determined maximum output is believed to
be due to diode unblocking in the output circuit
.
Consider the output core which does not saturate be-
cause of E (core 4- for polarity as shown in Pig„l) B If,
during the half cycle when i is supposed to be blocked
v
be the output diode , the core couples across to the
output circuit enough of E^ to more than equ.
current will flow in this loop when it w.
to, in the original modal assumptions , This current
will produce a voltage across the output which is
opposed to the normal polarity of output voltage*
When the output voltage is averaged over a full cycle
»
this results In a reduced d«c. outputs
The next step of experimental verification was to
employ a non- symmetrical supply voltage to attempt
to eliminate diode unblocking,, Although unblocking was
believed to be occurring in both the coupling and
output circuits j It was decided to attempt to eliminate
it at first only In the coupling circuit*
26

A 11011=symmetrical voltage can be developed using
either circuit A or circuit B of Fig. 80 However,
it was postulated that circuit A would have low source
impedance during the positive half cycle and high
impedance during the negative half cycle s while B
would have high source impedance in the positive half
cycle and low source impedance in the negative half
cycle. Since low source impedance is a generally
desirable characteristic for the supply voltage to any
magnetic amplifier, and since the external amplifier
circuit is designed to prevent current flow during the
negative half cycle , circuit A was ehosene
To verify this hypothesis, the circuit shown in
Pig. 9 was devised to measure the source impedance in
the forward direction for both circuits A and B u By
measuring the forward voltage on the oscilloscope it
was found that for circuit A 9 the forward impedance
was 21.8 ohms 6& while that of circuit B was 213 ©tom§„
Thus the advantage of circuit A was verified*
Next, using circuit A for the generation of E , 9
new experimental data was taken whlch 9 it was expected,
would more nearly equal the theoretically derived
transfer characteristic Unfortunately 9 this was not
the case. The results are shown in Fig. 10. All
parameters were the same, except for the addition of
























adjustment of the forward magnitudes of E and E -
(Eg j = 4.6vo 9 E s 23«5v )o The analytical transfer
characteristic was derived in two ways 9 as shown on
the figure, for comparison. First, all the original
parameters were used, Ignoring the 21 8 ohms source
resistance and the voltage variations „ This resulted
in a serious discrepancy between experimental and
analytical results. Next, the new values were taken
into accounts R, was the parameter most seriously
effected. It was modified by making the assumption
that equal currents flowed in the two coupling loops
(an assumption that was far from true 9 as will be shown
later) . With this assumption it was possible to modify
^A ky simply adding twice the source impedance to it„
This was done 9 and the resulting analytical transfer
characteristic was 9 although closer than with the
original parameters, still far from the experimental
results.
8. Reexamination of Circuit Operation^ Considering
Negative Saturati on of an Output Core.
— llM^~ m I lllll II I I II I II I I I III II II I MWMIII I I M H I 111 »—rwr-r— -- ^-.i ~-..~=*r.
After the unsatisfactory experimental results that
were obtained when source resistance was introduced
into the coupling loop, it was deemed advisable to
completely reexamine the assumed modes of operation
of the circuits
It is recalled here that one of the original
assumptions made was that the source impedance of
30

both E and E were negligible. At this point,
SI S c.
this assumption was dropped, and a new qualitative
examination of circuit operation was made 9 starting
from the point in section 5 where it was discovered
that, for a non~zero input voltage with polarity shown
in Fig. 1 , core 4 saturates negatively during some
portion of its reset half cycle.
The operation under these conditions is best
understood by referring to Fig. 11. The modes of
operation have been re-numbered to include that in
which core 4 saturates negatively. In this mode (III)
a large current will flow through cores 2 and 4 9 limited
only by R^ and the source resistance of E *«, If this
source resistance is appreciable compared to R.
(it was greater than jj^ in the experimental setup) the
voltage applied to the upper loop (cores 1 and 3)
will be appreciably reduced in this mode. Since core 1
is saturated at this time, this reduced voltage is that
which is applied to core 3 for reset. This will result
in a smaller rs>lt-tlme area and a consequenl I \ Ler
flux reset during the reset half cycle. In the next
output half cycle 9 core 3 will therefore saturate
earlier, and the half cycle average of output current
will be increased, This in turn will lead to an
earlier reduction of core 4 gating voltage In
Mode V, a consequent earlier negative saturation of
core 4 in the next half cycle, and a continuation of the
31
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HYBRID 3D WAVEFORMS
INCLUDING EFFECTS OF SOURCE RES>\$TI\MCE
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process, increasing the output, until steady state is
reached. This then , explains the remarks in the
introduction concerning the non-linear positive feed-
back effect and the loss of one cycle response time*
The feedback is non-linear because the amount will
depent on how long Mode V lasts, and consequently on
how long Mode III exists.
It can now be seen that a complete analysis of
the circuit, including the effects of source resistance 9
becomes extremely difficult. The voltages and currents
in the individual modes can still be solved for as
before, but relating input to output, through volt-
second equations, becomes much more complicatedo This
results from the fact that the saturation time of core 1
( ©< ) and the saturation time of core 3 ( p ) (which Is
equal to the commencement time of load current) are no
longer simply relating by the expression
£ = T - *.
as was the case in Fig. 5. In the new situation the
relationship between T - ©£ and & depends on the magnitude
of the coupling circuit source resistance and the
duration of Mode XII
o
The following procedure would have to be followed
for a complete analysis of the circuit, including the
effects of source resistance: (refer to Fig. 11)




(2) From a volt second equation for core 4, find
the relationship between negative saturation
time ( )£ ) and load current firing time ( ft )
in terms of half cycle average output current.
(3) Prom a volt second equation for core 3 9 find
the relationship between T- <*. and /3 .
(4) Prom a volt second equation for core 1 , find
the relationship between »<- and input voltage
„
(5) By inter-relating the above steps , find the
difference equation which relates input to output,
This procedure was started, and those solutions
that were obtained are contained in Appendix B 9 for
anyone who may wish to pursue the analysis
„
9. Experimental Verification of Section Q s and
Conclusion,,
The positive feedback effect which has just been
discussed was believed to be the cause of the slight
upward curve of the transfer characteristic before
extra source resistance was added by the non°symmetrical
source circuit, (Fig» 7)« The source resistance in
this case was only 1,435 ohms, but this becomes signi«
fleant when compared to R^ = 13«6 ohms. To verify that
this effect was the cause of the gain increase 9 it
was decided to modify the output circuit so that no
negative saturation of an output core would take place
o
This was accomplished by using a center~tap output,
as shown in Plgo 12, The general characteristics of






















The experimental setup used the same parameters
as those which resulted in Fig. 7« The positive feed-
back effect resulting in the upward curve of the
characteristic was expected to be eliminatedo Because
of the change in configuration of the output circuit 9
it was not expected that the gain would equal that
obtained previously
.
The results obtained are shown in Pig* 13« It
can be seen that the positive feedback effect was
eliminated, but there was a Jump discontinuity near
maximum output • It is believed that this is due to
"triggering" of the input cores. This phenomenon Is
well discussed in reference 3 and 4. The effect was
largely eliminated by increasing the resistance In the
coupling loop 9 as shown in the second curve of Pig 13«
It can be concluded from this analysis and the
preceding discussion, that the complete analysis of
the Hybrid III magnetic amplifier is an extremely
lengthy task. It is not a technically difficult task,
however, only requiring much time consuming continuation
of the work that has been done here. However , if an
analysis which assumes negligible source impedance
will serve the purposes of the designer, it is be-
lieved that the results contained in section 6 will




THE HYBRID IV AMPLIFIER
A. Introduction and Description.
The Hybrid IV magnetic amplifier circuit as usually-
configured is shown in Pig, 14. A simplified form 9
which is equivalent for analysis purposes 9 is shown
in Fig. 15. The number of turns in the gating winding
of an output core of Fig. 15 is equal to the sum of
the turns on both gating windings of the output ©ore
in Fig. 14. As in the Hybrid III, this circuit will
accept a phase reversible a.c. input but it will only
accept one polarity of d.c. input, and it will provide
a phase reversible a.c. output or an unidirectional d.e*
output. The output contains a variable d e component
which is often desirable for damping in dynamic control
applications,. Examination of the circuit reveals that
the input and output cores gate in alternate half
cycles. This results in a full wave output at maximum
input, which means greater inherent gain than that of
the Hybrid Ills, but also means a loss of the latter 's
fast response time, because of coupling between the
upper and lower portions of the circuit through the
input loop.
A description of the circuit's operation is as
follows. It can be seen that because of the arrangement
















































receive gating voltage only from the coupling loop
source voltage, and they receive this voltage in alternate
half cycles o Likewise, the output cores receive their
gating voltages only from the output source voltage,
and they also receive it in alternate half cycles „ It
is assumed, and the circuit is so designed, that the
current flowing in the coupling loop before saturation
of the input core in that loop is insufficient for reset
of the corresponding output core. The amount of reset
of an output core depends on the firing time of the
input cores, which in turn depends on the amounts of
reset provided them by the input voltage
•
Consider now the situation resulting from zero
input voltage 6 Cores 1 and 2 will saturate early in
alternate half cycles, their only reset voltage coming
from coupling through the input loop to one input core
while the other is gating. Reset voltage will therefore
be provided to the output cores alternately, over most
of each half cycle. The output voltage is adjusted so
that in this condition the output cores just reach
saturation at the end of a gating half cycle,, This
results in minimum output current, since the only
current flowing in the output loop is the magnetization
current before saturation,,
If the input voltage is now slowly Increased , the
time of saturation of cores 1 and 2 will be later and
later, since they are receiving more reset voltageo
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This means that cores 1 and 2 will take longer to gate
to saturation, thus allowing less time for reset
current to flow in cores 3 and 4. This in turn will
mean that the firing times of cores 3 and 4 will be-
come earlier* allowing output current to flow during
a greater portion of each half cycle, thereby increasing
its average value o There will be a minimum input
voltage above which the output core undergoing gating
will saturate before the input core which is gating
during the same half cycle. This will result in two
possible sequences of operation. Either the input core
will saturate prior to the output core diagonally
opposite it, or this output core will saturate first*
It will be shown in the analysis that both situations
lead to the same results. In other words, the Hybrid IV
is a balanced circuit since, during steady state
operation, cores 1 and 4 in one half cycle perform
identically to cores 2 and 3 respectively in the
alternate half cycle.
B. The Analysis
1. Assumptions. The general method of analysis
is the same as in section B of part I. The circuit
used in this analysis has been shown in Pig 15° Defini=
tions of parameters are the same as those for the
Hybrid III (Pig* 2) with the following exceptions.
R
1




R, , R^ = Resistance of output loop y less source and
load resistances but including winding and
two forward diode resistances
RcS R^ r Source reslstance5 6













= R4 + R6 + RL
The same assumptions apply as were made for the
Hybrid III, with the following exceptions
;
The source voltages are not assumed to have
negligible source resistances.
When a pair of output diodes such as 3 and 5 are
not conducting^, the voltage across the pair divides
equally between them*
2. Assumed Modes of Operation., Based on the
description of circuit operation in section k s it
was assumed that modes of operation are as shown in
the table of Pig 16. There are two possible paths
through the modes 9 either down through the left half or
through the right half of the figure. These two
possibilities are shown in the waveforms of Fig, 17 and 18
It can be seen that for either of the two paths 9 modes IV 9
V, and VT are the same as I, II, and III respectively 9
if core 1 is interchanged with core 2 and core 3 with
core 4. This will simplify the analysis , in that
explicit modal solutions need only be obtained for
the first three modes.
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Core 1 - gating
Core 2 - resetting
Core 3 - saturated











































































































3. Statement of Modal Equations. Using the preceding
section as a guide, the equations for each mode were
written as follows. Since E
g j
in a given half cycle
has the polarity which Es2 has in the following half








" e l/NA "
e 2/N
E






+ Vb2 " e 2 + ^1 R5
E
s2 = e 4 + iL4 ( R4+R6+RL }
E





*R1 " GAe !
J













Rc " e 2/NA
E
s1 = 41 RA " e3/NB
E
s1 = e4/NB
+ Vb2 " e2 + 1R1 R5
Es2 = e4 + iL4 (R4+R6+RL )
Es2 - 2Vb3 - e3 + iM (R6-RL )
X oA = l /]gk
+ GAe2






















s1 = Vb2 ~ e 2 + lH1 R5 Es2 - 2Vb3+ IL4 (R6^RL :
Es2 s Hh ( R4+R6+R l)
I oA = i c/NA + iRl " GAe 1
T «,
^oA °~ ic/NA + GAe2









s1 = ^^A " e3/NB
ES1 = Vb2 - e 2 + H\S
E
s2 = 2Vb3 " e3 + lM (VRL )
E
s2 = iL4 ( R4+R6+RL )
I





I oB ~ iR1/NB *
GBe3
4, Solution of Modal Equations, The equations for
each of the modes in the preceding section were solved
simultaneously o - The following results were obtained
for core voltages and currents;
Modes I or IV
E <




= Jl— __^ = e^
(1+2 GARA ) + GAH N/ (1+GARA )
2I
oARA- E , +IoA RA2 (1+GARA)-^(l+SA^Ec
e2 =
s1 Z__Z = e 1
(1+2 GARA ) + GARCNA2 (1+GARA )
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QA + ]dA)(2 +GARcNa
2
) + GA%EC - iR
^
1(I)
~1+2GAV GARcNA2 ( 1+GARA> 2(IV)
i
L =
GBEs2 +I oB = iL4 (I) 1+GBRB 3 (IV)






3 (1JSi) "MaV_=_££s1 = e4/ %
©4 , = Bs2 - ^B
RB = e 3(11a) UG BRB ( Va )
iR =









s2 = iL4(IIa) 1+GBRB 3 (Va)
Modes 1K b) or V(b)




(H) b = _s.1_ A c A oA^A
v A c A '__ A A A c = ©2 (v)b
1+2 G.R. + G.R N. (1+G.R.)
A A A c A A A
•
2
(H)„ = 2IQARA° Es1 V^ < UW - V'+W 1^ .






1_ ,„. = ( ss1 GA*W( g+'WA2 > * GAMAEc = 1.
Rl II b — -—_— _ K2(V^b
1+2 GARA+ GARCN/ (1+GARA ) i }B
E.iLl (II)v= fs2_ = It , ,4 b ^— L3 (v)b
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e, (in) - fe^B
2
- %Es1 = e4(VI)
1+G R N,/BAB
= i.1R -








1-4(111) — " lL3(VI)
It should be noted that if any given core is
followed through a full cycle, it does not matter whether
the a or b sequence is followed. The core will still
pass through the same sequence of voltages „ The only
difference will be the time that each of these voltages
is present. This means that regardless of whether an
input core or the output core diagonally opposite to
it saturates first, (Fig. 17 or 18) a single volt-
second equation can be written to express the core's
change of flux over a full cycle.
5.. Firing: Times. Referring to Fig» 17» the amount
of reset of core 1 in the (n-1) half cycle determines
the amount of gating of core 1 in the (n) half cycle.
The time of saturation of core 1 in the (n) half cycle
determines the amount of reset of core 3 in the (n)
half cycle. The amount of reset of core 3 in the (n)
half cycle determines the amount of gating of core 3 In
the (n+1) half cycle. The time of saturation of core 3
in the (n+1) half cycle determines the starling time
50

of load current, and therefore, its average value* in
the (n+1) half cycle
The following relations between o^ , the firing
time of the first stage cores, and & , the firing
time of the second stage cores, can be shown with the
aid of the waveforms of Pig. 17. When E = S thec
values of E
g ^
vs. Eg2 and RA vs. RB are adjusted so
that cores 3 and 4 just saturate and reset over full
half cycles. Thuss
e3(III) = " e3(IV) and e4(VI) = e4(I)
or
' Es2 Esflga = . Wb2 = nbesi
1 + GBRB 1 + GBRANB
2
As with the Hybrid III, a convenient way to insure this
is to lets Eg2 = NB!Es1 and RB = NB R.
If this is done, when a control voltage is applied 9
the magnitudes of voltages on the output cores will
remain equal over successive half cycles. In this
case, in order to satisfy the necessary condition of
equal volt second areas, the time of reset must equal
the time of gating. It is therefore obvious from Fig. 17
that the time of gating of an output core (p ) must equal
a half cycle (T) minus the previous time of gating of
the associated input core ( od )
:
f& (n+1) = T - ^C(n) and ^S(n) = T = c*.(n=>1)
6. Derivation of the Difference Equation. The




The following half cycle average output currents were
obtained by summing the integrals of the various magnl<





XL(n+ 1) = i [/S (n+1) (il(iT) . lL(VI) ) +i1(yi) l]
substituting; T - ©C(n) for (i (n+1
)
JL(n+l) = ^(IV) + (iL(Vl) " i L(IV)) °^(n)/T
therefore! V^ = EttatU = ^( IV ?
^(VI) L(IV)
In the same manner it can be shown that
°* { «=Ji
T L(n) - lL(I)
iL(IIir iL(I)
The volt second equation for an input core was
written over the (n - 1) and (n) half eyeless
(n-2)T+o< (nCT=l) /^(n-1)T /"(n-1)









C^ ©C[n)^L +e 1(Va) + e Kl)"^T" .0IV) w l(Va)| T
Substituting the appropriate core voltage and
firing time solutions into the above resulted in a
difference equation of the following forms
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1 = W ,+garcV^[esi gaecha2 +I0AHCHAj
+ GBEg2 (GARcNA
2
) [b^I+G^^2 ) -IoARA (2+GARA2 )j
-I2- p8+2G A R,+G A R N 2 (1+G A R.)| I A R N 2Rg L A A A c A v A A_J oA c A




+GBRB ) L«,(l+aAHeH/) -I^IMM
U
K4 = (1 +GBRB ) GARANA
K
5
= (IB+GBE2 )(1 +GARCMA
2
) GARANA




From the form of this difference equation* it can
be seen that this amplifier is not of the fast response
type. The load current in a given half cycle depends s
according to the equation, not only on input voltage
in two previous half cycles, but also on the load
current in the prior half cycle. Therefore , a step
change in input will result in an exponential ehange
in output
s
which will take a finite time greater than
two half cycles , to reach steady state . This verifies





7» Verification of Analysis and Conclusion The
circuit shown in Pig. 15 was set up and operated such
that full reset and gate of the second stage cores
could Just be achieved in full reset or gate half
cycles respectively. The following parameters were
measured for use in the difference equation,, Diode
drops, source resistances, and winding resistances
have been included in these parameters?
Run §\
I
oA = . 35x1
0-3
GA = o 868x1
4
I oB 3 1 ,Q65xicr-5
GB s . 763x1 CT
4
RA 3 326 Su ES 1 = 9.5v„
RB = 1308-n^ Es2 = 24.0v.
Re = 305 SL
RL 3 1280 XL
v = 450 T« ngB = 1000 T.
ncA s 90 T. ncB - 125 T,
% - 5 NB = 8
The solutions for the difference equation constants
using the above parameters were:
K
1
3-48,7 x 10~5 K4 3 .155 K? 3 ,274
K2 3l59o0 x 10~




3 18 K6 3 31 -8
Rearrangement of the Difference Equation for steady
state operation (Ii,( n + i) = IL(n)^ SiveB °
Substituting the constant values for run #1
s
=48.7 x 10-3 + 159.7 x 10~ 3 Ec
IL = 13.8 + .429 Bc
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The experimental and analytically determined
results were plotted together on Pig. 19. As can be
seen from the figure, the characteristics are In very
serious disagreement. The volt second areas of successive
reset and gate half cycles of the second stage cores
were found to be in very close agreement for Er = 0»
That is, substituting the parameter values of run #1
in the solution for e-* /j\ and e-z (jv)p i"t was found
that?
e3 (I) T = 20.8T volt seconds
e 3 (IV) T = 20. 6T volt seconds
and as previously stated, this was a criterion used
in the analysis. Also, during that period of the
half cycle when the first cores were gating, 1 was
much less than the threshold magnetizing current of




r1 , (for Ec = 1.0 volts) = 2,051 x 10" 3 amps.
Referred to the gate winding of the second stage cores
,
this current is 2.051 x 10~3/8 = .25 x 10°3 amps, which
is less than IoB = 1 065 x 10"^ amps.
At this juncture, all of the assumptions appeared
to be valid with the exception of the assumption that
the diodes associated with a particular core remained






Current and voltage waveforms of the circuit used
in run #1 were then studied, and it was determined that
considerable -II ode unblocking was oc curing in the load
circuit diodes during those half cycles when they were
assumed blockede Referring to Pig. 20 8 21 9 22 9 and 23.
it can be seen the i^^ flowed whenever core 3 was
resetting , thus V^ was unblocked when it was assumed
blocked. This unblocking resulted from the coupling
of the reset voltage of core 3 across to the gate
winding of core 3 with such a magnitude and polarity
that it acted to unblock V,. The path of this current
is through diode Vg in the reverse direction and "back




The negative current through V^ is determined by
examining the change in the waveforms of i^g* When the
circuit was opened at 1^ 9 i^g increased because the
reverse current had ceased to flow. The effect ©f this
reverse current could be clearly seen' in Fig. 20 9 21 9 and 22
by observing that l^g was decreased in magnitude during
that portion of the half cycle when core 3 was resetting.











effectively was acting to gate core 3 while 1«| a
resetting Thus p for a given output
amount of \ second reset had to be appll
because the circulating currents in the load . '
were act in i Id off the reset of core 3«
this increas It-second reset of core 3. eor«
had to saturate sooner in its gating half ©ye]
meant that E
r
had to be less so core 1 would g
sooner* Effectively , therefore^ the coupling ln1
load circai* the resultant unblocking of Y~.Xf
during the reset of cores 3 and 4, acted as a p
feedback whi . Lcreased the gain since a small i i
of input war. [Uired for a given output, This
resulted in an invalid difference equation sir:
the major asstJ ions made in writing the us
called for all diodes to be blocked for a full k
out of every
The modal equations, volt-seeond equati©ns £
difference i blon had been checked many time i 1
discovering i >de unblocking in the load
This repe-a'. i I of the derivation was felt
because of tl grsomeness of the diff«
before it w; iced to the final form*
To pre?) i the analysis as made would '
for a Hybrd rcult, operating in accordance
the initial . s 8 the following eir< i
tested in aa 1 t to eliminate any unbloci I
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diodes when they were assumed blocked.
(1) Switching Transistors in lieu of Diodes. Center-
tap source for Es2 - Fig. 24 e
L3
(2) Switching Transistors in lieu of Diodes V
1
V2 , V3, and V4 - Fig. 25.
In Fig, 24 and 25? SP - 147 PNP transistors were
used to switch gating current on and off in the various
loops. However* even though the base resistances were
varied to obtain the best switching possible 9 simulation
of the Hybrid IV was not satisfactory because of
dissimilar characteristics of the transistors an
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apparent phase lag of from 1/8 to 1/4 cycle when
switching . This phase lag was evident with both sinusoidal
and square wave source voltages (400 cps a )° Even with
the phase lag s attempts were made to achieve balanced
circuit operation but were not successful*
Pig. 26 is a diagram of the circuit used to achieve
the half cycle diode blocking desiredo E
s ^
and Eg g in
this diagram were used in place of Eg ^ in the circuit of
Pig. 15* and E , and Es4 were used in place of Eg g in the
same circuit „ In order to obtain large blocking voltages
during appropriate half cycles the nonsymmetrical voltage
circuit described in section 7 and Fig,, 8 was usedo
Otherwise the circuits of Pig„ 15 and 26 are the same 8






Ran #2 was made using the circuit of Pige 26*
The experimental and difference equation ch sties
have been plotted in Pig. 27.
64

The circuit parameters for run #2 were as followss
IoA = . 175x1
0-3
GrA = O 02l6x10~
5
IoB = K065x10^ 3
GB = ,0763x10^3
RA = 1 44 SL Es1 = 5.36v.
*B = 1383 JX Es2 = 15o90v
Rc = 1 500 SL
RL = 1280 XL.
ngA s 900 T ngB s 1000 T
ncA = 90 T ncB = 125 T





-1,331 K4 =: .0345
K2 =: 0,484 K5 , .303x10'
E3




This resulted in a steady state difference equation
as follows?
331 + (.428 + o303x10~3 ) Ee
IL
s 81.9 + o1815 Ec
or?
IL ?>S -.01625 + .00534 Ec
For an R^ of 1280 ohms, this gave?
EL
~ -20.8 + 6.83 Ec
The plot of the analytical solution of run §2
is shown in Fig, 27. This plot shows the character is ti
to be entirely in the fourth quadrant for the range
of E used in the experiment. If the linearised
analytical transfer characteristic is displaced 2K8 volts
in the positive Ex direction its slope , and therefore the
gain, corresponds fairly well with that of the experi-







solution lies entirely in the fourth quadrant is not
explained. It would appear that the constant term ?
K., in the difference equation was in error. However,
even though this is the most complex tern, the solution
had been checked and rechecked and it is believed that
there were no errors made in the derivation of the
terms of the difference equation.
This investigation has revealed that the two stage
amplifier does have high gain. However^ the diode un-
blocking in the final stage resulted in a positive
feedback effect which, though it accounts for the higher
gain, considerably increases the complexity of the modes,.
Future investigation of the Hybrid IV circuit should
include the effects of the unblocking described previously
and attempt to derive a valid equation that will describe
the transfer characteristic. An investigation comparing
two stage amplifier performance with that of single




DETERMINATION OF CORE PARAMETERS
If a way could "be found to obtain a curve which
related the magnetomotive force (mmf) applied to a core
during the time flux change was talcing place , to the
volts per turn on the core during the same period , as




Let n = no. of gating turns
k = slope of the mmf vs. volts/turn curve
F = total mmf
FQ = magnetizing mmf (before flux change)
I = magnetizing current
G = dynamic core conductance
Then, from Fig. 28:
F = FQ + 1 x e
K n






n G = 1/kn
So: 1
o = Vn
And: G = 1/k x 1/n2
This characteristic can be obtained by the circuit
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vertically on the oscilloscope, simultaneously with a
voltage proportional to the current , which is
displayed horizontally. As the core is alternately
gated and reset, the volts versus current pattern will
be traced out. The result, for a square wave input,,
is shown in Fig. 30. The bright spots in the Figo are
the locations of current and voltage at the core conduc-
tion in which the core spends the major portion of its
time, namely, when the flux is changing • By varying
the supply voltage, the amount of reset can be varied
from zero up to the onset of saturation,, The locus
of a bright spot will then trace out the desired curve
of Fig. 28.
The data from the above was adjusted to include the
values of the current measuring resistance and the
number of turns. The results are shown for both cores
in Fig. 31 « These results are expanded for each core
on Fig. 32 and 33. Straight line curves were approxi-
mated by connecting the point where saturation begins
to the point representing voltage for half saturation^
and these lines were used to derive the core values as
follows:
Core A:
Magnetics, Inc. core #50106 - 2D
material - Hy Mu 80 n = 900 turns
I = .35 x 10*3 amps. G = .868x10"^ mhos.
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Magnetics Inc. core #50004 - 2A
material - Orthonol n = 1000 turns
I = 1o065x10~ 3 G r o763x10°4 mhos
It should be noted for core A s that although 900
turns was used to take the data g and therefore^ to
compute the volts per turn, the n used in the equations
for I Q and G was the number of turns used in the




RESULTS OP PARTIAL ANALYSIS CONSIDERING SOURCE RESISTANCE
In order that anyone wishing to continue the analysis
of the Hybrid III amplifier may utilize what results
have been obtained, the following partial analysis is
presented.
The circuit to be analyzed is shown in Fig 34 9
The assumed modes of analysis are as were shown in Fig e 11
Using these two figures the equations for each mode





e s1 = e 1 +iR1 (RA+Rsl ) + iR2 ( Rsl)
e
s1 = i R2 ( RA+Rs1 } + 1 R1 (RS1 } " e4/NB
" e s2 = ~Vb3
-es2 = e 4-Vu
-i
c
/NA+ iR1 = I oA+GAe 1





s1 = *R1 ( RA+Rs1^ + 1R2 iRsO " e3/NB
e
s1 = iR2 ( RA+Rst) + *R1 ( Rsl) " VNB
" e s2 = e 3 " vb3
-e s2 = e4 - Vu
^RI^B = " I oB + GBe 3






















s1 = ^1 ( RA+Rsl) + 1r2 (iW " e3/NB
e
s1
= i R2 (RA+Rsl) + 1m ^ Rsi)
~ e
s2 = e 3
" Vb3
" e s2 = - vb4


















" e4/NB " Vb2
-e
s2 = e3 + i D1
(RB+RD+Rs2 ) + iD2 (Rs2 ) - iL
-e
s2 = e4 + iD2 (RB+RD+Rs2 ) + i D1 (RB2 ) + i^D




oB + GBe 3
i D2 = I oB + GBe4
i
L
(2RD+RL ) + iKHD - i D1 RD =
Mode V:
e
c = V - e 1 /NA
e





s2 " iDl( RE+VRs2 ) + lDB (Rs2> " Vd
-e g2 = e^ + iD2 (RB+RD+Rs2 )+ i^ (Rs2 ) + 1lrD
-1-/N. = -I nA + GA e.v ak ~ "-"ok T "A*i
1D2 = I oB + GBe4
lI < 2 RD + RL> + ^2 RD " *D1 RD = °
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The solutions for those voltages that were solved




s1 R (0^+1?) - I BRslVHB
e. =
[











—j + GB NBRARS -
B
Mode III.
I^-d Ra +2 I«t> RaR
E S 1 RA



















[Job " gbes2J [V - (2RL+RLXWRs2J]






RB+V2Rs2 ) - I0BRD2
[ 2VRl] [1 + 2G B ( RB+VRs 2 ) +GB^WRs2 )2"Gb2Rs22J
-
GB













D+RL )(HB+ RD+RS2 )- 2RD jO^B^B+V^aO
" GBRs2 L (2VRI )(RS2 ) + 2Vj + RD2
To complete the solution, it will be necessary
to solve for e^ in all modes, and then to write volt
second equations as detailed in the body of the thesis
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